SHEET 1 OF 1

LIST OF REFERENCES CITED BY APPLICANT
LIST OF REFERENCES CITED BY APPLICANT
Tohru OZAKI, et al.
FILING DATE HEREWITH U.s. PATENT DOCUMENTS
HEREWITH U.s. PATENT DOCUMENTS
U.S. PATENT DOCUMENTS
DOCUMENT DATE NAME CLASS SUB FILING DATE INITIAL
INITIAL NUMBER UNITE NAME CLASS IF APPROPRIATE
AB 5,361,234
AC 5,410,161 D4/1995 NARITA 2.5.7 U
AD 5,689,126 11/1997 TAKAISHI 257 30
AE AF AG AG AH AI AJ AX AK AL AM AN BOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO TALE TOPIC ACCUMENT NUMBER TOPIC COUNTRY TRANSLATION YES NO TOPIC ACCUMENT NO TOPIC ACCUMENT NUMBER TOPIC COUNTRY TRANSLATION YES NO TOPIC ACCUMENT NO TRANSLATION YES NO TRANSLATION TRANSL
AF
AG AH AI AJ AJ AK AL AM AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO 724 AO 4-05-129552 D5-1993 JAPAN ML AP 4-08-181290 D7-1996 JAPAN AP 4-08-181290 D7-1996 JAPAN AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Randorn-Access Chain FRAM Architecture with a 7ns Celi-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AH AI AJ AK AL AK AL AM AN FOREIGN PATENT DOCUMENTS TRANSLATION YES NO 724 AO 4-05-129552 D5-1993 JAPAN ML AP 4-08-181290 D7-1996 JAPAN 375 AQ 4-11-354727 12-1999 JAPAN AR AS AT AU AV OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Takeshima et al., A Sub-40ns Randorn-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AJ AJ AK AL AM AN POREIGN PATENT DOCUMENTS TRANSLATION YES NO 774 AO 4-05-129552 D5-1993 JAPAN AP 4-08-181290 77-1996 JAPAN AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AJ AK AL AM AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO AO 4-05-129552 05-1993 JAPAN AP 4-08-181290 07-1996 JAPAN AP 4-08-181291 12-1999 JAPAN AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AK AL AM AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO AO 4-05-129552 05-1993 JAPAN AP 4-08-181290 07-1996 JAPAN AC 4-11-354727 12-1999 JAPAN AR AS AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Celi-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AL AM AN FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO
FOREIGN PATENT DOCUMENTS DOCUMENT DATE COUNTRY TRANSLATION YES NO
FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO
FOREIGN PATENT DOCUMENTS DOCUMENT DATE COUNTRY TRANSLATION YES NO
DOCUMENT NUMBER DATE COUNTRY TRANSLATION YES NO AO 4-05-129552 D5-1993 JAPAN D72 AQ 4-08-181290 D7-1996 JAPAN AR AS AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AP 4-08-181290 07-1996 JAPAN AQ 4-11-354727 12-1999 JAPAN AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AQ 4-11-354727 12-1999 JAPAN AR AS AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AR AS AT AU AV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AS AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takeshima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AT AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AU OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Celi-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Takashima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AW Takeshima et al., A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive, 1999, IEEE, International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
AW International Solid State Circuits Conference, pp. 102, 103, 150 Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
Takeshima et al., Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelctric RAM, June 1999, Symposium on VLSI
Signature Digest of Teatifical Papers, pp. 103-04
AY
AZ Additional References sheet(s) attached
aminer Date Considered 911/04

I:MTTY/DAB/24'S/240324US/PTO 1449.00C